



FIG. 1

FIG. 2









FIG. 4



Microcontroller Network Bus

A




FIG. 5A




FIG. 5B




FIG. 5C

PROCESS FOR REMOTE CONTROL
OF LOCAL DIAGNOSTIC SERVICES




FIG. 6




FIG. 7

MASTER TO SLAVE COMMUNICATION






FIG. 8





SYSTEM INTERFACE (CONTINUED)




FIG. 10B




FIG. 11A

CHASSIS CONTROLLER (CONTINUED)




FIG.11B




FIG. 12





FIG. 13



CPU A (CONTINUED)




FIG. 14B




FIG. 15




FIG. 16




FIG. 17

SYSTEM RECORDER




FIG. 18